AlexandreSinger

AlexandreSinger

@AlexandreSinger
20
Followers
3
Following
17
Public Repos
0
Private Repos

Language Breakdown

Lines of code distribution across 13 owned repositories

163.7M Total LOC
VHDL
112,110,493 lines
68.5%
N/A
Verilog
42,103,782 lines
25.7%
N/A
C
2,832,240 lines
1.7%
N/A
V
2,603,313 lines
1.6%
N/A
SystemVerilog
1,939,836 lines
1.2%
N/A
Other
2,081,942 lines
1.3%
N/A
I

I-Shaped Developer

I-shaped

Specialist — deep expertise in VHDL

VHDL
Verilog
C
V
SystemVerilog

Collaboration Network

Global Impact visualization

LIVE
alexandresinger
0 active collaborators

Repos

23

PRs

0

Growth

+18%

Top Collaborators

No collaborator data yet.

Coding Streak

Contribution activity over the past year

9 days
2,128
Contributions
1,295
Commits
314
Pull Requests
Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun
Mo
We
Fr
Based on GitHub activity
Less
More
Followers 20
AmitSubhash

Amit Subhash

@AmitSubhash

 r-chong

Reese Chong

@r-chong

 WilliamZhang20

William Zhang

@WilliamZhang20

 andrewluoooo

Andrew Luo

@andrewluoooo

 ViniciusALS

Vinícius A. L. Souza

@ViniciusALS
View All
Following
3 total
aolofsson

Andreas Olofsson

@aolofsson

 duck2

duck2

@duck2

 stefanpie

Stefan Abi-Karam

@stefanpie
Synced via GitHub

Top Repositories

mlir-beginner-friendly-tutorial

This is a beginner-friendly tutorial on MLIR from the perspective of a user of MLIR, not a compiler engineer. This tutorial will introduce why MLIR exists and how it is used to compile code at different levels of abstraction. This tutorial will focus on working with the "core" dialects of MLIR.

131 23
MLIR
rust-fpga-arch-visualizer

A Rust-based tool for parsing, analyzing, and visualizing FPGA architectures.

8 1
Rust
fpga-analytical-placement

A repository to contain scripts and other things used while developing an FPGA Analytical Placer in VTR.

2 0
Python
fine-grained-parallel-router

Scripts and experiments used to help implement a fine-grained parallel router in VTR.

1 0
Python
llvm-project

The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github pull requests at this moment. Please submit your patches at http://reviews.llvm.org.

1 1
ECE243-Project
1 0
C
SavableAudio

A Processing library for appending, mixing, and editing audio as well as save it to a file

1 0
Java
CRM

google script code used with google sheets to create a CRM for company phone calls

1 0
JavaScript
uxsdcxx

generate C++ reader/writer from XSD schema

0 0
Python
dotfiles
0 0
Python

Open Source Impact

Contributions to external projects

471 merged PRs
verilog-to-routing
verilog-to-routing/libsdcparse
13
verilog-to-routing
verilog-to-routing/vtr-verilog-to-routing
1238
verilog-to-routing
verilog-to-routing/tatum
63
verilog-to-routing
verilog-to-routing/verilog-to-routing.github.io
6
verilog-to-routing
verilog-to-routing/ezgl
10
SymbiFlow
SymbiFlow/uxsdcxx
8
siliconcompiler
siliconcompiler/siliconcompiler
1165
siliconcompiler
siliconcompiler/fpga-timing-coverage-suite
5
Contributed to 8 repositories